Home /Research /Applying temporal logic verification and synthesis to manufacturing systems
OTHER

Applying temporal logic verification and synthesis to manufacturing systems

Marco Antoniotti, Mohsen A. Jafari, Bud Mishra

Year
2002
Citations
3

Abstract

In this paper we describe an application of a prototype system that combines synthesis and verification techniques, capable of building discrete controller software for a variety of robotics and manufacturing tasks. We developed and used the CONTROL-D tool to specify the requirements of a real life example: a tray pack line built for the Combat Ration Advanced Manufacturing Technology Demonstration of Rutgers University.

Keywords

Computer scienceVariety (cybernetics)Controller (irrigation)RoboticsSoftwareSoftware engineeringTemporal logicManufacturing engineeringArtificial intelligenceSystems engineering

Related papers

Browse all OTHER papers