Home /Research /Exploring Hyperdimensional Computing Robustness Against Hardware Errors
LEARNING

Exploring Hyperdimensional Computing Robustness Against Hardware Errors

Sizhe Zhang, Kyle Juretus, Xun Jiao

Year
2025
Citations
4

Abstract

Brain-inspired hyperdimensional computing (HDC) is an emerging machine learning paradigm leveraging high-dimensional spaces for efficient tasks like pattern recognition and medical diagnostics. As a lightweight alternative to deep neural networks, HDC offers smaller model sizes, reduced computation, and memory-centric processing. However, deploying HDC in safety-critical applications, such as healthcare and robotics, is challenged by hardware-induced errors. This paper investigates HDC's robustness to memory errors via extensive bit-flip injection experiments on item and associative memories. Results reveal that certain bit-flips severely degrade accuracy. To address this, we introduce the Hyperdimensional Bit-Flip Search (HD-BFS), a similarity-guided method for identifying vulnerabilities and crafting efficient attacks, where flipping just 6 critical bits—3.9% of random bit-flips—reduces accuracy to chance levels. We further propose Hyperdimensional Accelerated Bit-Flip Search (HD-ABFS), which narrows the search space by targeting critical dimensions and most significant bits (MSBs), achieving up to 282<inline-formula><tex-math notation="LaTeX">$\times$</tex-math></inline-formula> speedup over HD-BFS. Finally, we develop an effective protection mechanism to enhance model safety. These insights highlight HDC's resilience to random errors, offer robust defenses against targeted attacks, and advance the security and reliability of HDC systems.

Keywords

Computer scienceRobustness (evolution)Computer hardwareParallel computingEmbedded systemComputational scienceComputer engineeringReliability engineeringEngineering

Related papers

Browse all LEARNING papers