Home /Research /A parallel algorithm for constructing reduced visibility graph and its FPGA implementation
OTHER

A parallel algorithm for constructing reduced visibility graph and its FPGA implementation

K. Sridharan, T.K. Priya

Year
2004
Citations
5

Keywords

Computer scienceVisibilityField-programmable gate arrayGraphVisibility graphParallel computingAlgorithmTheoretical computer scienceEmbedded system

Related papers

Browse all OTHER papers