首页 /研究 /A parallel algorithm for constructing reduced visibility graph and its FPGA implementation
OTHER

A parallel algorithm for constructing reduced visibility graph and its FPGA implementation

K. Sridharan, T.K. Priya

发表年份
2004
引用次数
5

关键词

Computer scienceVisibilityField-programmable gate arrayGraphVisibility graphParallel computingAlgorithmTheoretical computer scienceEmbedded system

相关论文

查看 OTHER 分类全部论文