首页 /研究 /FPGA Parallel Implementation of CMAC Type Neural Network with on Chip Learning
LEARNING

FPGA Parallel Implementation of CMAC Type Neural Network with on Chip Learning

S.T. Brassai, László Bakó, Dan Su

发表年份
2007
引用次数
6

摘要

The hardware implementation of neural networks is a new step in the evolution and use of neural networks in practical applications. The CMAC cerebellar model articulation controller is intended especially for hardware implementation, and this type of network is used successfully in the areas of robotics and control, where the real time capabilities of the network are of particular importance. The implementation of neural networks on FPGA's has several benefits, with emphasis on parallelism and the real time capabilities. This paper discusses the hardware implementation of the CMAC type neural network, the architecture and parameters and the functional modules of the hardware implemented neuro-processor.

关键词

Cerebellar model articulation controllerField-programmable gate arrayComputer scienceArtificial neural networkComputer architectureRecurrent neural networkSpiking neural networkTime delay neural networkPhysical neural networkEmbedded system

相关论文

查看 LEARNING 分类全部论文