首页 /研究 /A 0.62 $μ$W/sensor 82 fps Time-to-Digital Impedance Measurement IC with Unified Excitation/Readout Front-end for Large-Scale Piezo-Resistive Sensor Array
OTHER

A 0.62 $μ$W/sensor 82 fps Time-to-Digital Impedance Measurement IC with Unified Excitation/Readout Front-end for Large-Scale Piezo-Resistive Sensor Array

Jiayang Li, Qingyu Zhang, Sohmyung Ha, Andreas Demosthenous, Dai Jiang, Yu Wu

发表年份
2025
访问权限
开放获取

摘要

This paper presents a fast impedance measurement IC for large-scale piezo-resistive sensor array. It features a unified differential time-to-digital demodulation architecture that readout impedance directly through the excitation circuit. The proposed pre-saturation adaptive bias technique further improves power efficiency. The chip scans 253 sensors in 12.2 ms (82 fps) at 125 kHz, consuming 158 $μ$W (7.5 nJ/sensor). With loads from 20 $Ω$ to 500 k$Ω$, it achieves 0.5% error and up to 71.1 dB SNR.

关键词

eess.SY

相关论文

查看 OTHER 分类全部论文