Taosheng Chen

Papers

Total Citations

H-Index

About

Taosheng Chen is a leading researcher in reconfigurable computing and hardware acceleration for artificial intelligence, with a particular focus on field-programmable gate array (FPGA)-based architectures. His most cited work, "Efficient field‐programmable gate array‐based reconfigurable accelerator for deep convolution neural network" (2021, 7 citations), addresses the critical challenge of deploying deep convolutional neural networks (DCNNs) on resource-constrained mobile and embedded platforms. Chen's major contribution lies in designing efficient, reconfigurable accelerators that dramatically reduce the computational cost of DCNN inference—which typically requires billions of multiply-accumulate operations—while maintaining high performance. His work bridges the gap between the flexibility of software and the efficiency of hardware, enabling real-time AI applications in edge devices. By optimizing data flow and resource utilization on FPGAs, Chen has advanced the practical deployment of deep learning in mobile environments, making AI more accessible and energy-efficient. His research is pivotal for students and engineers working at the intersection of hardware design and machine learning, offering scalable solutions for next-generation intelligent systems.