Home /Research /Demonstration of hybrid CMOS/RRAM neural networks with spike time/rate-dependent plasticity
LEARNING

Demonstration of hybrid CMOS/RRAM neural networks with spike time/rate-dependent plasticity

Valerio Milo, Giacomo Pedretti, Roberto Carboni, Alessandro Calderoni, Nirmal Ramaswamy, Stefano Ambrogio, Daniele Ielmini

Year
2016
Citations
71

Abstract

Neural networks with resistive-switching memory (RRAM) synapses can mimic learning and recognition in the human brain, thus overcoming the major limitations of von Neumann computing architectures. While most researchers aim at supervised learning of a pre-determined set of patterns, unsupervised learning of patterns might be attractive for brain-inspired robot/drone navigation. Here we demonstrate neural networks with CMOS/RRAM synapses capable of unsupervised learning by spike-time dependent plasticity (STDP) and spike-rate dependent plasticity (SRDP). First, STDP learning in a RRAM synaptic network is demonstrated. Then we present a 4-transistor/1-resistor synapse capable of SRDP, finally demonstrating SRDP learning, update, and recognition of patterns at the level of neural network.

Keywords

Resistive random-access memorySpike-timing-dependent plasticityComputer scienceArtificial neural networkSpike (software development)Unsupervised learningNeuromorphic engineeringArtificial intelligenceSpiking neural networkVon Neumann architecture

Related papers

Browse all LEARNING papers