首页 /研究 /An Edge Accelerator With 5 MB of 0.256-pJ/bit Embedded RRAM and a Localization Solver for Bristle Robot Surveillance
PERCEPTION

An Edge Accelerator With 5 MB of 0.256-pJ/bit Embedded RRAM and a Localization Solver for Bristle Robot Surveillance

Samuel Spetalnick, Ashwin Sanjay Lele, Brian Crafton, Muya Chang, Sigang Ryu, Jong‐Hyeok Yoon, Zhijian Hao, Win-San Khwa, Yu-Der Chih, Meng‐Fan Chang, Arijit Raychowdhury

发表年份
2024
引用次数
2

摘要

Accelerators for miniaturized robots addressing tasks such as autonomous surveillance need to balance their compute capabilities against the requirements for low energy use and a compact form factor imposed by the small size of the platforms. Many applications require machine learning (ML) inference for perception tasks as well as estimation of the robot’s own trajectory for localization. The paradigm of using large on-die memories to store deep neural network (DNN) weights on-chip has the potential to yield improved efficiency by reducing off-chip memory accesses. By implementing these large weight stores on-die using an embedded nonvolatile memory (eNVM) technology, density can be improved while leakage can be reduced using power-down modes. Furthermore, the localization workflow requires the evaluation of state equations with concurrent addition operations. This presents a potential bottleneck, motivating a dedicated localization block. We introduce an accelerator combining a resistive random access memory (RRAM)-based inference subsection and a localization accelerator block using an SRAM-like cross-coupled structure. The inference subsection combines INT8 matrix datapaths with 5 MB of RRAM (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$2.07~{\mathrm {Mb/mm}^{2}}$ </tex-math></inline-formula> considering the <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$20.25\text {-}\mathrm {mm}^{2}$ </tex-math></inline-formula> die) at 0.256 pJ/bit and 12.8 GB/s, and supports an SRAM-retentive power-down mode consuming <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$110~\mathrm {\mu W}$ </tex-math></inline-formula>. At full utilization, at <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$V_{\text {MIN}}$ </tex-math></inline-formula>, throughput is 102.4 GOPS and efficiency is 0.84 TOPS/W. The localization block allows voltage-pulse-driven data updates to support concurrent in-place addition to address the related bottleneck.

关键词

BristleBit (key)Resistive random-access memorySolverRobotEnhanced Data Rates for GSM EvolutionComputer sciencePhysicsElectrical engineeringEngineering

相关论文

查看 PERCEPTION 分类全部论文